DATA DOSSIER

RISC

Reduced Instruction Set Computing

RISC

RISC stands for "Reduced Instruction Set Computing," and it's a type of computer design that keeps things simple to make the processor run faster and more efficiently. RISC is a microprocessor that is designed to perform a smaller number of computer instruction types, so it can operate at a higher speed, performing more millions of instructions per second.

Reasons for Increased Complexity

Large and Varied Instruction Set Memory Operand Instructions High Instruction Overhead

Microcoded Execution Execution Time Variability Limited Pipeline and Parallelism

History of RISC

1985

1990

1999

Intel bought strong ARM

ARM was established - Acron + Apple + VLSI

First Commercial RISC by Acron

1998

1987

First lowcost RISC powered PC by Acron

Strong ARM - ARM + Digital

RISC Architecture

Features of RISC Architecture

Simple Instructions: RISC architectures use a small and fixed set of simple instructions. Each instruction performs a single operation, allowing for faster execution. Load/Store Architecture: RISC processors employ a load/store architecture, where data is loaded from memory into registers for processing and then stored back to memory. This approach simplifies memory access and improves performance. Single-Cycle Execution: RISC instructions are designed to execute in a single clock cycle. This feature enhances the processor's speed and efficiency. Reduced Instruction Set: RISC architectures have a limited number of instructions compared to Complex Instruction Set Computers (CISC). This design choice aims to optimize performance by focusing on commonly used instructions.

Register-Register Operations: RISC architectures primarily operate on data stored in registers. Instructions frequently involve operations between registers, minimizing the need for memory access. Fixed Instruction Length: RISC instructions have a fixed length, typically 32 bits. This simplicity enables easier instruction fetching and decoding, contributing to faster execution. Pipeline Processing: RISC processors often implement pipelining, which divides the instruction execution process into multiple stages. This technique allows for parallel processing of instructions, enhancing throughput. Uniform Instruction Format: RISC architectures typically follow a uniform instruction format. Each instruction has a consistent structure, making it easier to decode and execute instructions quickly.

RISC program

Thank You

Sowmya BetinaSrima Sarajitha Kar Likhiteshwar Gaddam Joseph Basipaka Bibhu Sunder Pattanaik